

Infineon IMW120R045M1 CoolSiC MOSFET Extended Thermal Impedance SPICE Model

An extended thermal impedance model of the INFINEON CoolSiC transistor, applicable to describe short-circuit events with short power pulses (<100us), is provided. This thermal impedance model is based on device structure and material analysis, and numerical simulation.

Background

The short-circuit event is characterized by high current high power pulses of less than 10us where the internal temperature of the transistor rises above the normal operating range ($T_{jmax} \sim 175^{\circ}\text{C}$). We experimentally verified that the short-circuit failure of the INFINEON CoolSiC transistor was caused by the melting of the Al source electrode material, causing a short circuit between the gate and source electrodes (*).

Based on Z_{th} and short-circuit pulse power measurement results described in the manufacturer's data sheet, the device temperature at the time of failure is estimated to be 200 to 300°C. However, this estimation using the data sheet Z_{th} is not valid, since it does not agree with the observed result of Al melting ($T_m \cong 660^{\circ}\text{C}$).

[*] Analysis result by LTEC. Contact LTEC Corporation for a released short-circuit withstand capability evaluation report of this product.

LTEC extended thermal impedance model

Based on the above observations, we analyze the device structure, physically simulate the heat flow, and synthesize the thermal impedance Z_{th} at the time of failure. With this approach, the effective thermal equivalent circuit model for short-circuit conditions can be extended to the microsecond range.

Features and application of the extended Z_{th} model

- The extracted Z_{th} model is based on a physical mechanism.
- The Z_{th} model is synthesized taking into account the time to short-circuit fault (tsc) obtained by measurement and the drain current waveform.
- Provides a thermal equivalent circuit compatible with SPICE.

Report Content:

- Problem description of thermal impedance Z_{th} data of power MOSFET devices
- Device structure / material analysis
- Thermal simulation analysis
- Thermal equivalent circuit (synthesis with Cauer Model)
- SPICE model and thermal simulation results

※If you already purchased the IMW120R045M1 short-circuit withstand capability evaluation report, the price of this report is \$3,000.

Table of Contents

Content		Page
1	Thermal impedance model of the IMW120R045M1 (summary)	3
1.1	Considerations	4
1.2	Introduction	5
1.2.1	Issues in power MOSFETs thermal impedance Zth data	5
	<ul style="list-style-type: none"> •Temperature rise during short circuit event •Limitations and issues in Zth evaluation with short power pulse (t <10us) •Limitations and issues of Zth data provided in the manufacturer's data sheet. 	
1.2.2	Modeling Zth	6
	<ul style="list-style-type: none"> •Extended thermal impedance model 	
2	Physical structure of the IMW120R045M1	7
2.1	Device structure / material analysis	7-8
	<ul style="list-style-type: none"> •Die Photo: die size, active area •Die cross section •Summary of structural parameters 	
3	Zth Synthesis	9
3.1	First-order estimation of heat capacity and thermal resistance using one-dimensional (1-D) approximation model	10
3.2	Synthesized Cauer thermal equivalent circuit	12
3.3	SPICE thermal simulation results	13
	<ul style="list-style-type: none"> •Comparison of “extended” Zth models with simulation and manufacturer data 	
3.4	Analysis and estimation of temperature rise ΔT_j : SPICE simulation ..	15
4	Conclusion	16





Fig.1: Method applied for extracting thermal impedance for short ON-time pulses in power transistors.



Rck	°C/W	Cck	W·sec/°C
Rc1	0.0001	Cc1	0.0001
Rc2	0.0001	Cc2	0.0001
Rc3	0.0001	Cc3	0.0001
Rc4	0.0001	Cc4	2.0001
Rc5	0.0001	Cc5	5.0001

Table 1: Synthesized Cauer thermal equivalent circuit SPICE model parameters

Fig.2: Graph of thermal impedance Z_{th} as a function of on-time pulse width t_p . Z_{th} from the manufacturer's data sheet (\square) and SPICE model (blue line). Z_{thsc} compiled from short-circuit tests, LTEC structural analysis simulation (green line), and synthesized SPICE model (red line).